TIE-50206 Logic Synthesis, Final Exam / Midterm Exam 2 Thu 28.2.2019 Page 1/3

Name: Student no.

Final Exam: Answer every question

2nd Midterm Exam: Answer only questions 3-5

Made by: Arto Perttula

Students can use any calculator or dictionary.

Moreover, each student can have 1 A4 sheet of own notes. There are no restrictions


about their style and they are not collected.

Students can do anything they wish with the exam paper.

In addition to text, use figures, tables, equations, and examples in your answers. In logic diagrams, you can use basic gates (AND, OR...), flip-flops, multiplexers, and common arithmetic components (adder, subtractor, multiplier, comparator...). Mark the name of every signal and indicate their width clearly. Preferably write your answers in numerical order (1a, 1b, ... 5).

Please answer in Finnish if possible, eli vastaa suomeksi jos vain osaat!

- Answer and explain (6p)
 - a) Delta delay (2p)
 - b) Difference between terms package and entity in VHDL-language (2p)
 - c) What is the difference in using generic values or constant values? (2p)
- 2. Analyze the code in the following page. The clock period is 10 ns. (9p)
 - a) What errors or suspicious structures there are in the code? (4p)
 - b) Fill in the timing diagram below directly according the code, i.e., without correcting any errors. Present the timing as simulator interprets it. (5p)



TIE-50206 Logic Synthesis, Final Exam / Midterm Exam 2 Thu 28.2.2019 Page 2/3

```
Name:
  Student no.
   library ieee;
   use ieee.std_logic 1164.all;
   use ieee.numeric_std.all;
   use std.textio.all;
   entity exam s18 is
     generic (
       data width g :
                               integer := 8);
     port (
       clk
                       : in std_logic;
       rst n
                       : in std_logic;
       ctrI in
                      : in std_logic;
: in std_logic_vector (data_width_g-1 downto 0);
: out std_logic_vector (data_width_g-1 downto 0);
       val_In
       sum out
                       : out std logic;
: out std logic
       eq_out
       );
  end exam_s18;
  architecture gatelevel of exam s18 is
    signal prev_ctrl_r : std_logic := '0'; -- delay reg
signal edge : std_logic; -- detect fa
signal sum_r : integer; -- accumulate
                                                      -- detect falling edge
                                                      -- accumulate
 begin
    mike : process (clk, rst_n)
      variable sum : integer;
    begin
      if rst n = '0' then
        sum_r <= 0;
d_out <= '0';
      elsif clk'event and clk = '1' then
        d_out <= '0';
prev_ctrl_r <= ctrl_in;
        d out
                      <= prev_ctrl_r;
        if edge = '1' then
          sum_r <= to_integer(unsigned (val_in)) + sum_r;</pre>
     end if;
   end process mike;
   sum_out <= std_logic_vector (to_unsigned (sum_r, data_width_g));</pre>
   patton : process (val_in, ctrl_in, prev_ctrl_r, rst_n)
     if (prev_ctrl r = '0' and ctrl_in='1') then edge <= '1'; else edge <= ^{-}0';
     end if;
     if std_logic_vector (to_unsigned (sum_r, data_width_g)) = val_in then
   eq_out <= '1';</pre>
     else
     eq_out <= '0';
end if;
  end process patton;
end gatelevel;
```

TIE-50206 Logic Synthesis, Final Exam / Midterm Exam 2 Thu 28.2.2019 Page 3/3

Name: Student no.

- Analyze the VHDL code in the previous page. Show the resulting logic diagram after RTL synthesis. Use dashed line to show separate synthesized logic of each process. Show every port, signal and variable. Do not make too small or ugly diagram, but clear and elegant. (6p)
- 4. Explain (6p)
 - a) What is clock skew and how does it affect the FPGA's internal structure? (1p)
 - b) What happens when reading a signal that is currently at value 'Z'? (1p)
 - c) Why should entity's output be registered? (1p)
 - d) Is it a good or bad idea that the same person writes both the DUV and TB? Why/why not? (1p)
 - e) What are 3 main delivery types of an IP component? (1p)
 - f) What are the two basic types of simulation engines? What is their main difference? (1p)
- 5. Figure t5 shows an example SoC-chip. What things are important to describe about the block interface to the instruction manual of IP-block foo? (3p)




Figure t5. SoC. Concentrate on block foo.